Memory design is major issue for embedded designer. Micro wind and Xilinx simulator implements SRAM design architecture and performs efficient simulation. These simulators implements high performances and low power consumption of SRAM design. SRAM efficiency analyzed with 6-T architecture design and row/column based architectural design. We have analyzed clock implemented memory design and simulated with specific application. We have implemented clock based SRAM architecture that improves the internal clock efficiency of SRAM. Architectural Clock implemented memory design reduces the propagation delay and access time. Internal semiconductor material design implemented technique also improves the SRAM data transitions scheme. Semiconductor material and clock implemented design improve simulation performance of SRAM and these design implements for recently developed Application Specific Memory Design Architecture and mobile devices.
INTRODUCTION
Custom architecture design analyzes the behavior of memory implements for high performance and low power consumption. Various simulators implements High performance and they simulate cache design in various structures. We have used some simulators such as micro wind, Xilinx. By the help of these simulators we implements memory structure in various formats. Micro wind simulator used to design architectural memory cell and simulates an integrated circuit. It's contains a library of common logic and analog ICs to view and simulate logic circuits.
Electric extraction of this circuit is automatically performs analog simulation curve immediately. A sense amplifier is used to read the contents of SRAM cells and performs the amplification, delay reduction and power reduction. Sense amplifier plays dominant role in SRAM cell architecture and used to sense the stored data. Xilinx simulator used to verify the functionality and timing of integrated circuit designs. Xilinx simulation process is allowed as to creating and verifying complex circuit's functions. Recently transistor technology increases the SRAM capability usually 6-12 transistors used for high performance but the cell size is gradually increases is the major issue. The no. of transistors can be reduces and implements clock and materials design techniques that reduces data losses of SRAM.
A cell design architecture implementation method improves the SRAM performance and consumes low power. Cache implementation technique also implements high speed data transfer scheme. Kuldar at el. [1] proposed a technique to synthesize the local memory architecture of a clustered accelerator using a phase-ordered approach. Merolla at el. [2] designed fabricated key building block of neurosynaptic core, with 256 digital integrated neurons and 1024x256 bit SRAM crossbar memory design architecture. Panda at el. [3] proposed scratch-pad memory architecture design for application specific processor and used optimization technique to customize embedded system. Park and Diniz [4] designed Static RAM and synchronous Dynamic RAM with efficient latency and access modes. The synthesis methods implement the advanced memory structure, such as "smart buffer", that require recovery of additional high-level information about loops and array [5] . Sense amplifier designs improve sensing delay and it's performs excellent tolerance to process variations [7] . Three novel cache models [9] using MultipleValued Logic (MVL) to reduces the cache data storage area and cache energy consumption for embedded systems. Spintransfer torque RAM (STT-RAM) [10] is an emerging nonvolatile Memory technology that used low-power and high-density advantages over the SRAM.
Calhaun and Chandrkasan [11] proposed low-voltage operation technique for traditional transistor (6 t) SRAM. Dhanumjaya at el. [12] presented the dynamic column based power supply of 8T SRAM cell design and these architecture design is implements with conventional SRAM 6T in various aspects. Chen at el. [13] compared of 6T and 8T bit cell design in various domains with specific condition. Shukla at el. [14] presented a novel structure of the SRAM Bit-Cell, called as P4-SRAM Bit-Cell structure. These proposed bit-cells utilizes the Gated-VDD technique for transistor stacking in the PP-SRAM along with the full-supply body biasing to reduce the active, standby, and dynamic power in the memory. Dadoria at el. [15] analyzed the comparison of different type of SRAM topology, at 180nm CMOS technology that improves stability, power dissipation and performance. 
A. Sense Amplifier
Sense amplifier used to generate the low power signals from a bit line that stored in the Memory cell and amplifies with small voltage swing to recognizable Logic levels data are easily interpreted. The sense-amplifier circuits is usually consist of 4 to 6 Transistors and single sense amplifier unit associate with each column of memory cells, there are usually thousands or millions of identical sense amplifiers used as performance improvements. We have improved sense amplifier circuit with silicide to Salicide material design. These materials improve SRAM capability and increased internal data transitions speed. Sense amplifier unit designs with data unit, sense unit and pre-charge unit etc. [Fig 7] . SRAM design architecture such as 4-T to 12-T depends upon sense amplification mechanism.
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B. SRAM cell analysis for low power
The 64-T Static SRAM design implements with access transistors. 64-T Static SRAM circuits design implements with sense amplifier unit that provides low power signals from a bit line is represents a data bit stored in a SRAM cell. We implements 64-T SRAM with Data IN unit, Data OUT unit, chip selection unit and sense amplifier circuits by the help of micro wind [ Fig. 8 ]. When we have enabled the chip and sense amplifier it performs memory operation and produces the analogues result. We have implemented Salicide material quantity then it is gradually reduce the power consumption and performs efficient simulation. Salicide material improves simulation performance of SRAM with low power consumption and reduces the gap between P N substrate. We have implemented SRAM design with clocks [ Fig. 6 ] and its internal cell design analysis with micro wind. We have also used Verilog code for RAM cell design analysis and implements clock by the help of Micro wind. SRAM design implements with row and column based 64-T cells and internal architecture decide efficient memory access pattern. SRAM Memory architecture implements with efficient clock mechanism by the help of Xilinx simulator [ Fig. 9 ]. www.ijacsa.thesai.org 
III. CLOCK BASED MEMORY ARCHITECTURE DESIGN
Xilinx [6] simulator provides the interpretation of VHDL or VERILOG code into circuits functionally and performs the logic results of the HDL to determine circuit operations. During the HDL synthesis mechanism, XST analyzes the HDL code and attempts to imply the specific design building blocks. SRAM design implemented with clock, Clock controlling the write and read operation [ Fig. 8 ].When writes enabled activated write address implements input data transfer and clock activated for write operations. When clock read is activated then it produces the output data and performs read operations. Clock implemented SRAM designs have synthesized with LUTs, mux, and buffer etc. [ Fig. 9 and Fig.  10 ] by the help of Xilinx simulator. www.ijacsa.thesai.org 
A. Dual Clock SRAM design
Dual clock implemented cache design that implemented with separate read clocks and separate write clock when signal activated and performs memory operations. When write enabled then activated the write address for input data transfer and these separate write clock performs write operations.
Another read clock signal is activated then it activates for read address and produces the output data and performs read operations. The Dual clock architectural of SRAM design implemented with ffd, buffer designs etc. [ Fig.11 and Fig.12 ] and these dual clock design implements the data transitions scheme. These dual clocks SRAM design implements access time and reduces the propagation delay. 119 | P a g e www.ijacsa.thesai.org Vol. 6, No. 7, 2015 120 | P a g e www.ijacsa.thesai.org
B. Clock implemented SRAM Design
Clocks have implemented with subdivision mechanism and used counters are associated with a stream of ticks that represent time periods. Clock manage read and write operations with help of clock subdivision mechanism. Architectural clock based SRAM design implemented with counters, buffer etc. [ Fig. 13 & Fig. 14] . Clock based counter used to manage all memory operation with schedule process and these architecture implements multiple data transitions scheme [ Fig. 15 ].
Scheduled write/read operation reduces the data losses and implements memory access time and propagation delay time. We have analyzed that Single clock SRAM memory performs access time as 1ns and dual clock SRAM design implements simulation access time as 0.8ns because both operation implements data transitions with proper active state. Clock behavior implemented with clock subdivision mechanism and implements memory design that reduces the propagation delay time as 0.2ns or ten times reduces its depends upon clock edges pattern [ Fig. 16 and Fig 17] . Fig. 13 . Clock Implementation RTL design section of SRAM www.ijacsa.thesai.org Vol. 6, No. 7, 2015 122 | P a g e www.ijacsa.thesai.org Vol. 6, No. 7, 2015 123 | P a g e www.ijacsa.thesai.org IV. APPLICATION SPECIFIC MEMORY SIMULATION Clock implemented memory design have used according to our specific application. We have used standard Dhrystone application on target hardware environment and analyzed the ISA simulation behaviour with integrated Clock implemented memory design [ Fig. 18 ]. Application specific ISA designs analyzed with XUP-5 FPGA hardware environments. These ISA designs implement processing behavior of our application. Clock implemented memory design analyzed for various ASIP simulation and low power consumption design architecture. Clock implemented memory architecture implements multiple data transitions scheme and implements simulation performance in efficient manner. Custom Cache architecture behaviour and it's efficiency analyzed with various simulators. Our main focus in this paper is to analyze the simulation efficiency of SRAM and analyzed internal clock architecture behaviour. In this paper we have analyzed Semiconductor material implemented memory design that improves internal efficiency of SRAM and reduces access time and propagation delay. Clock implemented architectural memory design implemented with clock subdivision mechanism and clock implemented memory designs implement multiple data transitions scheme that reduces meta-stability and data losses of SRAM.We have analyzed that memory performance depends upon row/column based architecture design and application specific access pattern.Clock implemented architectural memory design implements for ASIP design analysis.
